

# 11.9: A 105 Gb/s Dielectric-Waveguide Link in 130nm BiCMOS Using Channelized 220-to-335GHz Signal and Integrated Waveguide Coupler

Jack W. Holloway<sup>1,2</sup>, Georgios C. Dogiamis<sup>3</sup>, Ruonan Han<sup>1</sup>

<sup>1</sup>Massachusetts Institute of Technology, Cambridge, MA

<sup>2</sup>Raytheon Technologies, Tewksbury, MA

<sup>3</sup>Intel, Chandler, AZ

# Self Introduction



- **S.B. Mathematics, S.B. Electrical Engineering MIT**
- **M.Eng. Electrical Engineering & Computer Science MIT**
- **Ph.D. Electrical Engineering MIT**
- **United States Marine Corps 2006 – 2019**
- **Office of Naval Research 2014 – 2017**
- **MIT Lincoln Laboratory 2015 – 2018**
- **Naval Research Laboratory 2014 – 2020**
- **Raytheon Technologies 2018 – Present**
- **Interests**
  - High-performance RF/mixed signal microelectronics
  - Heterogenous integration/packaging
  - Analog signal processing
  - Microwave photonics

# Outline


- **Introduction**
- **Architecture**
- **Circuit Description**
- **Experimental Results**
- **Conclusion**

# Introduction: Application



Intermediate Reach IO


Interconnect Reach



- ✓ Intermediate range (~1m)
- ✓ High-rate (100+ Gbps)
- ✓ Monolithic
- ✓ Simple packaging
- ✓ Energy-efficient (~pJ/bit)
- ✓ Throughput density (300+ Gbps/mm)

# Introduction: Application


## Backplane Package-Package Interconnect



- Better energy efficiency than photonics or copper in meter-class links
- High data rates over .1-1m
- Large throughput density
- Low-cost integration/packaging


# Introduction: Application

## Backplane-Backplane Fly-Over Cable Concept






- The waveguide flexibility
- Small cross section
- Efficient operation over ~1m

# Key Enabler: Sub-THz Dielectric Waveguides




Dielectric Waveguides





# Comparison

- 57 GHz and 80 GHz duplex operation
- Single-channel scheme
- Off-chip coupler
- Planar coupler/waveguide architecture




## Demonstration:


- Data rate: 12.5 Gbps, full-duplex (25 Gbps)
- Link efficiency: 5.7 pJ/bit



# Comparison



[M. Sawaby et al., SSC-L, 2018]




- 130 GHz operation
- Single-channel scheme
- Off-chip coupler
- Planar coupler/waveguide architecture

## Demonstration:

- Data rate: 36 Gbps
- Link efficiency: 6 pJ/bit (transmitter only)

# Comparison


- 140 GHz operation
- Single-channel scheme
- Off-chip coupler
- Orthogonal coupler/waveguide scheme



## Demonstration:


- Data rate: 12 Gbps
- Link efficiency: 19.2 pJ/bit

# Comparison with Dielectric Waveguide Links



- Electrical links provide high efficiency below 56 Gbps
  - Dielectric links must maintain competitive efficiency and show data rate scaling beyond 100 Gbps to be competitive

# Comparison with Dielectric Waveguide Links




- Research focus on planar monolithic/in-package links
- Multiple sub-THz channels to maximize available guide bandwidth
- Higher frequency operation to improve bandwidth and reduce size

# Outline


- Introduction
- **Architecture**
- **Circuit Description**
- **Experimental Results**
- **Conclusion**

# Architecture Concept



- On-chip sub-THz carrier generation


# Architecture Concept



- Baseband bit streams modulate each carrier




# Architecture Concept




- A sub-THz multiplexer combines channels

# Architecture Concept




- Power coupled to- and transported along low-loss dielectric waveguides

# Architecture Concept




- Independent channels separated and demodulated on receive

# Link Demonstration



- Designed and implemented in IHP 130 nm BiCMOS process
  - SG13G2,  $f_t = 300$  GHz,  $f_{max} = 500$  GHz HBT
- Three-channel transmitter, single-channel receiver for testing

# Transmitter Architecture




- Single-chip generates three sub-harmonic carriers
- System performs harmonic doubling and modulation
- On-chip multiplexer channelizes/aggregates RF spectra
- Broadband coupler launches the sub-THz energy

# Outline




- Introduction
- Architecture
- **Circuit Description**
- **Experimental Results**
- **Conclusion**

# Link Transmitter Chip: Amp. Multiplier Chain

130GHz Tripler






- Off-chip V-band source
- Multiplied and amplified to generate a 130 GHz seed carrier









# Link Transmitter Chip: AMC







- Nominal 0 dBm input power, 3.2 dBm output power
- 45 dBc spur performance
- Approx. 8 GHz input LO BW: 48 GHz sub-THz BW

# Link Transmitter Chip: 5dB Coupler





- A two-stage 3-way Wilkinson divider-based 5dB coupling
  - Provides ~5.4 – 5.8 dB coupling
  - Less than 0.1dB asymmetry across 110-150 GHz

# Link Transmitter Chip: SSB Mixers




- A quadrature SSB mixer generates 110 GHz and 150 GHz carriers
- Single mixer core, up/down conversion via  $V_A - V_D$  phase reordering

# Link Transmitter Chip: SSB Mixers + PAs





- Tuned PA2 amplifiers provide an additional sideband suppression and gain
- Simulated output power: -2.3 dBm to -0.4 dBm

# Link Transmitter Chip: Doubler-Modulator





- A combined doubler-modulator provides modulated power

# Link Transmitter Chip: Doubler-Modulator



- Single broadband stop provides high impedance across band


# Link Transmitter Chip: Doubler-Modulator



- Simulated upper sideband modulation power: -14 dBm to -9.5 dBm






# Sub-THz Channelizers




- Channelizer performance impacts receiver SINR
  - Directly impacts link efficiency, capacity, and bit error rate (BER)
- Channel fractional bandwidth and filter roll-off drive higher-order conventional filters
  - Lower on-chip passive quality factor at sub-THz worsens insertion loss

# On-Chip Channelizers: Channel Filters




- Quarter-wave microstrip tuned to maximize individual resonator  $Q_u$
- Mixed electric & magnetic coupling used to realize filter response


# On-Chip Channelizers



- Excellent agreement between simulation and measurements





# Integrated Sub-THz Coupler



- Tapered, enclosed structure, differentially driven
- Guide mode matched to slot-line leaky mode




# Integrated Sub-THz Coupler





- Wideband single-ended to differential transition
- Direct waveguide bonding

# Link Receiver Chip



- Single-channel receiver chip


# Link Receiver Chip



- Single-channel receiver chip
- Gilbert switching quad provides down-conversion
  - Tail transistors provide wideband differential current and match to coupler
  - Emitter followers provide voltage translation




# Link Receiver Chip







- Single-channel receiver chip
- Gilbert switching quad provides down-conversion
  - Tail transistors provide wideband differential current and match to coupler
  - Emitter followers provide voltage translation

# Link Receiver Chip



- Single-channel receiver chip
- Gilbert switching quad provides down-conversion
  - Tail transistors provide wideband differential current and match to coupler
  - Emitter followers provide voltage translation
- Wideband baseband amplifier pair drives off-chip measurements

# Link Receiver Chip




- Simulation with full-wave interconnect demonstrates more than 30 GHz of receiver bandwidth in all channels
- Simulated DC power consumption:
  - 20 mW (mixer) + 45 mW (baseband amplifiers)


# Outline

- Introduction
- Architecture
- Circuit Description
- **Experimental Results**
- **Conclusion**

# Link Transmitter Chip





## Power Consumption Breakdown of the 105Gbps TX Chip



- Measured 3.9 x 2.4 mm
- Consumes 256 mW


# Link Receiver Chip



- The final circuit measures 0.9 mm x 0.9 mm and consume 73 mW





# Power Measurement



- Waveguide power meter used to measure TX power in each channel



# Power Measurement



- Waveguide power meter used to measure TX power in each channel






# Power Measurement



- Waveguide power meter used to measure TX power in each channel
- Measured power agrees with the simulation
  - Waveguide – horn mode conversion not modeled


# Link Testing: Setup



- Waveguide bonded to the chip surfaces
- Two wideband PRBS generators used to excite two adjacent channels at a time




# Link Testing: Data Transmission

- Single-channel baseband measurements confirm PRBS spectrum
- Adjacent channel unmodulated carrier present
  - Attenuated by RX mixer and baseband amplifiers






# Link Testing: Data Transmission





- Eye diagram measurements using uncorrelated adjacent channel PRBS data
- 35Gbps verified across all three channels

# Link Testing: Data Transmission

- BER for two link lengths
- BER:
  - $< 5 \times 10^{-8}$  for 35Gbps, 30cm
  - $< 10^{-8}$  for 35Gbps, 5cm
- Eye closure from SNR, not from dispersion, ISI, or jitter



# Adjacent Channel Interference



- Single 5cm link, 35Gbps
- Single-channel and two-channel operation
  - ~10x worse BER from adjacent channel interference
  - Remaining VSB power degrades SINR

# Outline

- Introduction
- Architecture
- Circuit Description
- Experimental Results
- **Conclusion**

# Link Comparison

	Tech.	Carrier Freq. (GHz)	Data Rate (Gbps)	BER
JSSC 2011 [1]	40nm CMOS	57, 80	12.5+12.5 <sup>†</sup>	<10 <sup>-12</sup>
SSC-L 2018 [2]	55nm SiGe	130	36	<10 <sup>-8</sup> @ 25G
ESSCIRC 2016 [3]	40nm CMOS	120	17.7	<10 <sup>-12</sup>
JSSC 2019 [4]	28nm CMOS	140	12	<10 <sup>-12</sup>
<b>This Work</b>	<b>130nm BiCMOS</b>	<b>220, 260, &amp; 300</b>	<b>35×3<sup>‡</sup></b>	<b>5×10<sup>-8</sup></b>
			<b>30×3<sup>‡</sup></b>	<b>&lt;10<sup>-12</sup></b>

<sup>†</sup> Full-duplex transmission (12.5Gbps each direction)

<sup>‡</sup> The link is demonstrated with a three-channel TX and one-channel RX

<sup>||</sup> Input signal sources (16.25GHz in [2], 43.3, & 20GHz in this work) not included

<sup>‡‡</sup> RX LO source (220~300 GHz) not included

- Demonstration exceeds the aggregate data rate of the state of the art by approximately 3x at commensurate BER

[1] S. Fukuda, et. al., "A 12.5+12.5 Gb/s Full-Duplex Plastic Waveguide Interconnect," JSSC, 2011.

[2] M. Sawaby, et. al., "A Fully Packaged 130-GHz QPSK Transmitter With an Integrated PRBS Generator," SSC-L, 2018.

[3] N. van Thienen, et. al., "An 18Gbps Polymer Microwave Fiber (PMF) Communication Link in 40nm CMOS," ESSCIRC, 2016.

[4] M. de Wit, et. al., "Analysis and Design of a Foam-Cladded PMF Link with Phase Tuning in 28-nm CMOS," JSSC, 2019.



# Link Comparison

	Tech.	Carrier Freq. (GHz)	Data Rate (Gbps)	BER	Waveguide Coupler
JSSC 2011 [1]	40nm CMOS	57, 80	12.5+12.5 <sup>†</sup>	<10 <sup>-12</sup>	Quasi Yagi (Off-Chip)
SSC-L 2018 [2]	55nm SiGe	130	36	<10 <sup>-8</sup> @ 25G	Vivaldi (Off-Chip)
ESSCIRC 2016 [3]	40nm CMOS	120	17.7	<10 <sup>-12</sup>	Tapered Slot (Off-Chip)
JSSC 2019 [4]	28nm CMOS	140	12	<10 <sup>-12</sup>	CPW-WG (Off-Chip)
<b>This Work</b>	<b>130nm BiCMOS</b>	<b>220, 260, &amp; 300</b>	<b>35×3<sup>‡</sup></b>	<b>5×10<sup>-8</sup></b>	<b>Leaky SIW (Integrated)</b>
			<b>30×3<sup>‡</sup></b>	<b>&lt;10<sup>-12</sup></b>	

<sup>†</sup> Full-duplex transmission (12.5Gbps each direction)

<sup>‡</sup> The link is demonstrated with a three-channel TX and one-channel RX

<sup>††</sup> Input signal sources (16.25GHz in [2], 43.3, & 20GHz in this work) not included

<sup>‡‡</sup> RX LO source (220~300 GHz) not included

- Only published link incorporating a monolithically-integrated coupler

[1] S. Fukuda, et. al., "A 12.5+12.5 Gb/s Full-Duplex Plastic Waveguide Interconnect," JSSC, 2011.

[2] M. Sawaby, et. al., "A Fully Packaged 130-GHz QPSK Transmitter With an Integrated PRBS Generator," SSC-L, 2018.

[3] N. van Thienen, et. al., "An 18Gbps Polymer Microwave Fiber (PMF) Communication Link in 40nm CMOS," ESSCIRC, 2016.

[4] M. de Wit, et. al., "Analysis and Design of a Foam-Cladded PMF Link with Phase Tuning in 28-nm CMOS," JSSC, 2019.

# Link Comparison

	Tech.	Carrier Freq. (GHz)	Data Rate (Gbps)	BER	Waveguide Coupler	Fiber Size (W×H, mm)
JSSC 2011 [1]	40nm CMOS	57, 80	12.5+12.5 <sup>†</sup>	<10 <sup>-12</sup>	Quasi Yagi (Off-Chip)	8×1.1
SSC-L 2018 [2]	55nm SiGe	130	36	<10 <sup>-8</sup> @ 25G	Vivaldi (Off-Chip)	1.3×1.3
ESSCIRC 2016 [3]	40nm CMOS	120	17.7	<10 <sup>-12</sup>	Tapered Slot (Off-Chip)	2 (Circular)
JSSC 2019 [4]	28nm CMOS	140	12	<10 <sup>-12</sup>	CPW-WG (Off-Chip)	1.9×1.0
<b>This Work</b>	<b>130nm BiCMOS</b>	<b>220, 260, &amp; 300</b>	<b>35×3<sup>‡</sup></b>	<b>5×10<sup>-8</sup></b>	<b>Leaky SIW (Integrated)</b>	<b>0.4×0.25</b>
			<b>30×3<sup>‡</sup></b>	<b>&lt;10<sup>-12</sup></b>		

<sup>†</sup> Full-duplex transmission (12.5Gbps each direction)

<sup>‡</sup> The link is demonstrated with a three-channel TX and one-channel RX

<sup>††</sup> Input signal sources (16.25GHz in [2], 43.3, & 20GHz in this work) not included

<sup>‡‡</sup> RX LO source (220~300 GHz) not included

- Smallest published waveguide cross section

[1] S. Fukuda, et. al., "A 12.5+12.5 Gb/s Full-Duplex Plastic Waveguide Interconnect," JSSC, 2011.

[2] M. Sawaby, et. al., "A Fully Packaged 130-GHz QPSK Transmitter With an Integrated PRBS Generator," SSC-L, 2018.

[3] N. van Thienen, et. al., "An 18Gbps Polymer Microwave Fiber (PMF) Communication Link in 40nm CMOS," ESSCIRC, 2016.

[4] M. de Wit, et. al., "Analysis and Design of a Foam-Cladded PMF Link with Phase Tuning in 28-nm CMOS," JSSC, 2019.

# Link Comparison

	Tech.	Carrier Freq. (GHz)	Data Rate (Gbps)	BER	Waveguide Coupler	Fiber Size (W×H, mm)	Demo Link Length (cm)	TX DC Power & Efficiency	RX DC Power & Efficiency
JSSC 2011 [1]	40nm CMOS	57, 80	12.5+12.5 <sup>†</sup>	<10 <sup>-12</sup>	Quasi Yagi (Off-Chip)	8×1.1	120	56mW 2.2pJ/bit	87mW 3.5pJ/bit
SSC-L 2018 [2]	55nm SiGe	130	36	<10 <sup>-8</sup> @ 25G	Vivaldi (Off-Chip)	1.3×1.3	100	216mW <sup>††</sup> 6pJ/bit	No RX
ESSCIRC 2016 [3]	40nm CMOS	120	17.7	<10 <sup>-12</sup>	Tapered Slot (Off-Chip)	2 (Circular)	100	11.1mW 0.63pJ/bit	59.6mW 3.4pJ/bit
JSSC 2019 [4]	28nm CMOS	140	12	<10 <sup>-12</sup>	CPW-WG (Off-Chip)	1.9×1.0	100	65mW 5.4pJ/bit	165mW 13.8pJ/bit
<b>This Work</b>	<b>130nm BiCMOS</b>	<b>220, 260, &amp; 300</b>	<b>35×3<sup>‡</sup> 30×3<sup>‡</sup></b>	<b>5×10<sup>-8</sup> &lt;10<sup>-12</sup></b>	<b>Leaky SIW (Integrated)</b>	<b>0.4×0.25</b>	<b>30</b>	<b>256mW<sup>††</sup> 2.4pJ/bit</b>	<b>73mW<sup>‡‡</sup> 2.1pJ/bit</b>

<sup>†</sup> Full-duplex transmission (12.5Gbps each direction)

<sup>‡</sup> The link is demonstrated with a three-channel TX and one-channel RX

<sup>††</sup> Input signal sources (16.25GHz in [2], 43.3, & 20GHz in this work) not included

<sup>‡‡</sup> RX LO source (220~300 GHz) not included

- Total link efficiency similar to lower-frequency implementation

[1] S. Fukuda, et. al., "A 12.5+12.5 Gb/s Full-Duplex Plastic Waveguide Interconnect," JSSC, 2011.

[2] M. Sawaby, et. al., "A Fully Packaged 130-GHz QPSK Transmitter With an Integrated PRBS Generator," SSC-L, 2018.

[3] N. van Thienen, et. al., "An 18Gbps Polymer Microwave Fiber (PMF) Communication Link in 40nm CMOS," ESSCIRC, 2016.

[4] M. de Wit, et. al., "Analysis and Design of a Foam-Cladded PMF Link with Phase Tuning in 28-nm CMOS," JSSC, 2019.

# Link Comparison

	Tech.	Carrier Freq. (GHz)	Data Rate (Gbps)	BER	Waveguide Coupler	Fiber Size (W×H, mm)	Demo Link Length (cm)	TX DC Power & Efficiency	RX DC Power & Efficiency	Density FOM (Gbps/mm)
JSSC 2011 [1]	40nm CMOS	57, 80	12.5+12.5 <sup>†</sup>	<10 <sup>-12</sup>	Quasi Yagi (Off-Chip)	8×1.1	120	56mW 2.2pJ/bit	87mW 3.5pJ/bit	8.4
SSC-L 2018 [2]	55nm SiGe	130	36	<10 <sup>-8</sup> @ 25G	Vivaldi (Off-Chip)	1.3×1.3	100	216mW <sup>††</sup> 6pJ/bit	No RX	27.7
ESSCIRC 2016 [3]	40nm CMOS	120	17.7	<10 <sup>-12</sup>	Tapered Slot (Off-Chip)	2 (Circular)	100	11.1mW 0.63pJ/bit	59.6mW 3.4pJ/bit	8.9
JSSC 2019 [4]	28nm CMOS	140	12	<10 <sup>-12</sup>	CPW-WG (Off-Chip)	1.9×1.0	100	65mW 5.4pJ/bit	165mW 13.8pJ/bit	8.7
<b>This Work</b>	<b>130nm BiCMOS</b>	<b>220, 260, &amp; 300</b>	<b>35×3<sup>‡</sup> 30×3<sup>‡</sup></b>	<b>5×10<sup>-8</sup> &lt;10<sup>-12</sup></b>	<b>Leaky SIW (Integrated)</b>	<b>0.4×0.25</b>	<b>30</b>	<b>256mW<sup>††</sup> 2.4pJ/bit</b>	<b>73mW<sup>††</sup> 2.1pJ/bit</b>	<b>332.0</b>

<sup>†</sup> Full-duplex transmission (12.5Gbps each direction)

<sup>‡</sup> The link is demonstrated with a three-channel TX and one-channel RX

<sup>††</sup> Input signal sources (16.25GHz in [2], 43.3, & 20GHz in this work) not included

<sup>‡‡</sup> RX LO source (220~300 GHz) not included

- Almost 12x improvement in data rate density figure of merit

[1] S. Fukuda, et. al., "A 12.5+12.5 Gb/s Full-Duplex Plastic Waveguide Interconnect," JSSC, 2011.

[2] M. Sawaby, et. al., "A Fully Packaged 130-GHz QPSK Transmitter With an Integrated PRBS Generator," SSC-L, 2018.

[3] N. van Thienen, et. al., "An 18Gbps Polymer Microwave Fiber (PMF) Communication Link in 40nm CMOS," ESSCIRC, 2016.

[4] M. de Wit, et. al., "Analysis and Design of a Foam-Cladded PMF Link with Phase Tuning in 28-nm CMOS," JSSC, 2019.

# Conclusion

- Key passive device enablers demonstrated:
  - Multiplexers and couplers
- Successful demonstration of first:
  - Fully-monolithic,
  - Sub-THz dielectric,
  - Channel-aggregating link
- Competitive energy efficiency demonstrated in BiCMOS
- 3x improvement in lane capacity
- Approx. 12x improvement in lane capacity density

# Acknowledgement

- Raytheon Technologies
- Intel Corporation
- Office of Naval Research (ONR)
- MIT Lincoln Laboratory
- Naval Research Laboratory (NRL)
- IHP

Thank you for your attention.