

# A 110-to-130GHz SiGe BiCMOS Doherty Power Amplifier with Slotline-Based Power-Combining Technique Achieving >22dBm Saturated Output Power and >10% Power Back-Off Efficiency

Xingcun Li<sup>1,3</sup>, Wenhua Chen<sup>1</sup>, Shuyang Li<sup>1</sup>, Huibo Wu<sup>1</sup>, Xiang Yi<sup>2</sup>,  
Ruonan Han<sup>3</sup>, Zhenghe Feng<sup>1</sup>

<sup>1</sup>Tsinghua University, Beijing, China

<sup>2</sup>South China University of Technology, Guangzhou, China

<sup>3</sup>Massachusetts Institute of Technology, Boston, MA



# Self Introduction



**Xingcun Li**

- **Ph.D. student (2017-Present)**

Tsinghua University, Beijing, China

- **Visiting student (2020)**

Massachusetts Institute of Technology (MIT), Boston, MA

- **B.S. degree (2013-2017)**

University of Electronic Science and Technology of China (UESTC),  
Chengdu, China

- **Research interests**

Silicon-based mm-Wave and THz integrated circuits for radar and wireless communication.

# Outline

- Motivation
- Power Combining Doherty PA Architecture
- Slotline-based Power Combiner
- Circuit Implementation
- Measurements
- Conclusion

# Outline

- **Motivation**
- Power Combining Doherty PA Architecture
- Slotline-based Power Combiner
- Circuit Implementation
- Measurements
- Conclusion





# Motivation

- Beyond 5G, the increasing demand for 100+Gbps data rates requires a **broad available spectrum. (D-band is attractive)**
- High output power ( $P_{TX}$ ) is required for a large link distance. **(The high output power amplifier (PA) plays an important role)**
- Peak and power back-off (PBO) efficiency enhancement is desirable for **high peak-to-average power ratio (PAPR) signals. (PBO efficiency needs to be improved)**



[Smartcitiesworld.net]



64-QAM signals with 7.5dB PAPR



# Motivation

## ● Existing silicon-based sub-THz PA solutions

- ✓ High integration with other blocks
- ✓ Low-cost
- X Limited output power  $P_{OUT}$
- X Limited peak/PBO efficiency

## ● Emerging solutions for sub-THz PA





- Low-loss power combining technique with PBO efficiency enhancement



[H. Wang et al., Power Amplifiers Performance Survey 2000-Present]

# Motivation


## ● PBO efficiency enhancement techniques

| Outphasing PA  | Envelope tracking PA   | LMBA  | Conventional Doherty PA  |
|--|--|---|--|
|  <p> <math>S_1 = A \cos[\omega t + \theta(t) + \varphi(t)]</math><br/> <math>S_2 = A \cos[\omega t + \theta(t) - \varphi(t)]</math> </p> |    |    |                         |
| <ul style="list-style-type: none"> <li>X Dual input</li> <li>X Narrow bandwidth</li> <li>X Baseband overhead</li> </ul>  | <ul style="list-style-type: none"> <li>X Complexity</li> <li>X Limited modulation bandwidth</li> <li>X Inefficient supply modulator</li> </ul> | <ul style="list-style-type: none"> <li>X Limited bandwidth</li> <li>X High loss of coupler</li> <li>X Area overhead (90° Hybrid)</li> </ul> | <ul style="list-style-type: none"> <li>X Narrow bandwidth</li> <li>X Area overhead (λ/4 T-line)</li> </ul> |
| <p>[B. Rabet et al., ISSCC, 2018]<br/>[S. Li et al., ISSCC, 2020]</p>  | <p>[Z. Popovic, Microw. Mag., 2017]</p>  | <p>[D. Sheppard et al., MWCL, 2016]<br/>[V. Qunaj et al., ISSCC, 2021]</p>  | <p>[E. Kaymaksut et al., T-MTT, 2015]<br/>[F. Wang et al., JSSC, 2019]</p>                                 |

# Motivation

- Low-loss power combiner/matching networks

## Power combining network



[X. Li et al., JSSC, 2021]

## Two factors affect the power loss:

- Reflection at the input port:

$$\Gamma_i = \frac{Z_{IN,i} - Z_{OPT}}{Z_{IN,i} + Z_{OPT}^*} \rightarrow \text{Impedance Matching \& Port Imbalance}$$

- Passive efficiency ( $\eta_{PASS}$ ) of the combiner:

- Conductor loss
  - Dielectric loss
  - Radiation loss
- } **Combiner Structure**


# Motivation

- Existing silicon-based sub-THz power combiner

- 😊 Low-loss combining


- 😞 No PBO efficiency enhancement

Three-conductor combiner




[S. Daneshgare et al., T-MTT, 2018]

Zero-degree combiner




[M. Eissa et al., ISSCC, 2019]

Transformer-based combiner



[B. Philippe et al., ISSCC, 2020]

Slotline-based combiner



[X. Li et al., JSSC, 2021]


# Outline

- Motivation
- **Power Combining Doherty PA Architecture**
- Slotline-based Power Combiner
- Circuit Implementation
- Measurements
- Conclusion



# Power Combining Doherty PA Architecture

## ● Broadband Doherty PA with two impedance inverters



For Symmetrical PA:




- 6-dB PBO ( $I_2=0$ ):

$$\begin{cases} Z_{IN1} = \frac{Z_0^2}{R_L} = 2R_{OPT} \\ Z_{IN2} = \infty \end{cases}$$

- 0-dB PBO ( $I_2=jI_1$ ):


$$\begin{cases} Z_{IN1} = \frac{Z_0^2}{R_L} - Z_0 = R_{OPT} \\ Z_{IN2} = Z_0 = R_{OPT} \end{cases}$$

[S. Hu et al., ISSCC, 2017]



# Power Combining Doherty PA Architecture

- Compact impedance inverters




[F. Wang et al., JSSC, 2021]



# Power Combining Doherty PA Architecture


- Broadband Doherty PA with compact inverters



# Power Combining Doherty PA Architecture

## ● Power combining Doherty PA architecture

- ✓ Absorb the device capacitance  $C_{PA}$
- ✓  $-C_1$  can be absorbed into  $C_S$



☺ Active load modulation

☺ Broadband


☺ Compact topology

☺ Hybrid power combining

How to realize? Use transformers and capacitors for sub-THz or THz?

# Power Combining Doherty PA Architecture

- Conventional transformer-based implementation for mm-wave PA



[F. Wang et al., JSSC, 2021]

- Differential output
- Many MOM capacitors
- X Lossy differential line
- X Unfriendly for sub-THz EM simulation
- X Unfriendly for testing

### Coupling Structure I

- Strong inter-winding capacitor  $C_M$
- Undesired common-mode signals
- High Loss at high frequencies
- Filling dummy for DRC check



# Outline


- Motivation
- Power Combining Doherty PA Architecture
- **Slotline-based Power Combiner**
- Circuit Implementation
- Measurements
- Conclusion

# Slotline-based Power Combiner

- Microstrip-to-slotline transition structure


Odd-mode:

Transmission mode at the slotline is excited




Even-mode:

TM-mode wave at the slotline is suppressed




✓ Undesired common-mode signals can be suppressed by the slotline.



# Slotline-based Power Combiner

- Microstrip-to-slotline transition structure




✓ Slotline-microstrip transition can realize a non-ideal transformer.

[X. Li et al., JSSC, 2021]

# Slotline-based Power Combiner

- Slotline-based power combiner implementation

## Proposed Coupling Structure II (GCPW-to-slotline transition-based)




**NOTE !!**  
Folded slots used  
to avoid radiation

- Eliminated  $C_M$  due to orthogonal  $E_M$  and  $E_S$
- Excellent common-mode suppression
- Lower Loss with solid stacked metals
- Easily pass the DRC check



## Capacitance implementation for $C_S - C_1/2$






- Use slotline
  - ✓ Friendly for EM simulation
  - ✓ Low loss for transmission mode
  - ✓ Easily achieve a single-end output with a slotline-to-GCPW transition





# Slotline-based Power Combiner

- Slotline-based power combiner implementation

Slotline-based power combiner VS Transformer-based power combiner



Lower power loss



Higher common-mode suppression



[X. Li et al., JSSC, 2021]



# Slotline-based Power Combiner




## ● Slotline-based Doherty power combiner

- 😊 8-way hybrid (parallel-series) power combining
- 😊 Less capacitor
- 😊 Single-end output
- 😊 Compact layout



# Slotline-based Power Combiner



- Slotline-based Doherty power combiner
- Full EM simulations at 0dB power back-off



- ✓ Small port impedance difference
- ✓ Broadband and low-loss power combining

# Slotline-based Power Combiner

- Slotline-based Doherty power combiner
- Full EM simulations at 6dB power back-off



- ✓ Small port impedance difference
- ✓ Broadband and low-loss power combining


# Outline

- Motivation
- Power Combining Doherty PA Architecture
- Slotline-based Power Combiner
- **Circuit Implementation**
- Measurements
- Conclusion

# Circuit Implementation

- Top schematic



✓ 0.13 $\mu\text{m}$  SiGe BiCMOS:  $f_T/f_{\text{max}} = 350/450\text{GHz}$



# Circuit Implementation

## ● Top schematic




- ✓ Stacked DA/PA stages:  $V_{CC}=4V$
- ✓ Linear-bias circuit





# Circuit Implementation

- Top schematic

- ✓ Power splitting and phase shifting: Lange coupler+three-conductor-based balun.



Three-conductor-based power splitter







# Circuit Implementation

- Chip microphotograph and package module

- 1.11mm<sup>2</sup> total chip size
- 0.58mm<sup>2</sup> core area



Package module






# Outline


- Motivation
- Power Combining Doherty PA Architecture
- Slotline-based Power Combiner
- Circuit Implementation
- **Measurements**
- Conclusion

# Measurements


- S-parameter measurement setup



90-110GHz S-parameters




110-170GHz S-parameters



# Measurements


- S-parameter measurement results




# Measurements

- Large-signal measurement setup

Large-Signal CW Measurements




Large-Signal Modulation Measurements



\*The losses are measured at ~131GHz


# Measurements

- Large-signal continuous-wave measurement results at 110GHz



# Measurements


- Large-signal continuous-wave measurement results at 120GHz






# Measurements

- Large-signal continuous-wave measurement results at 130GHz



# Measurements



- Large-signal continuous-wave performance over frequency






# Measurements

- Large-signal modulation measurement results
  - ✓ 4.8Gb/s single-carrier 64-QAM signal with a 9dB PAPR





w/o PA EVM = 6.2%




w/ PA EVM = 10.9%

# Measurements

- Large-signal modulation measurement results
  - ✓ 8Gb/s single-carrier 16-QAM signal with a 8dB PAPR



w/o PA EVM = 10.7%




w/ PA EVM = 11.6%

# Measurements


- Large-signal modulation measurement results

$f_c=131.5\text{GHz}$  64-QAM 1.6GSym/s (9.6Gb/s) PAPR=9dB



w/o PA

**EVM = 9.9%\***




w/ PA

**$P_{\text{AVG}} = 12.65\text{dBm}$**

**$CE_{\text{AVG}} = 6.39\%$**

**EVM = 10.5%**



w/ PA

**$P_{\text{AVG}} = 13.88\text{dBm}$**

**$CE_{\text{AVG}} = 8.14\%$**


**EVM = 12.4%**

\*The EVM performance of high-order and wideband modulated signals is limited by the Tx module.

# Measurements


- Large-signal modulation measurement results

$f_c=131.5\text{GHz}$  64-QAM 2GSym/s (12Gb/s) PAPR=9dB



w/o PA

**EVM = 11.0%\***




w/ PA

**$P_{\text{AVG}} = 12.49\text{dBm}$**

**$CE_{\text{AVG}} = 6.16\%$**

**EVM = 11.1%**



w/ PA

**$P_{\text{AVG}} = 13.76\text{dBm}$**

**$CE_{\text{AVG}} = 7.92\%$**

**EVM = 11.9%**

\*The EVM performance of high-order and wideband modulated signals is limited by the Tx module.

# Outline

- Motivation
- Power Combining Doherty PA Architecture
- Slotline-based Power Combiner
- Circuit Implementation
- Measurements
- **Conclusion**


# Conclusion

## ● Comparison with the state-of-art D-band PAs

| Reference                | This Work                                |      |      | Philippe<br>ISSCC'20       | Li<br>RFIC'21              | Petricli<br>MWCL'21 |                    | Rao<br>MWCL'21              | Li<br>JSSC'21                    |
|--------------------------|--|------|------|----------------------------|----------------------------|---------------------|--------------------|-----------------------------|----------------------------------|
| Technology               | 130nm SiGe                               |      |      | 16nm FinFET                | 45nm CMOS<br>SOI           | 55nm SiGe           |                    | 90nm SiGe                   | 130nm SiGe                       |
| Architecture             | 8-way<br>Slotline-based<br>Comb. Doherty |      |      | 4-way<br>TF-based<br>Comb. | 8-way<br>TL-based<br>Comb. | Common-base         |                    | 4-way<br>Wilkinson<br>Comb. | 4-way<br>Slotline-based<br>Comb. |
| Gain (dB)                | 21.8                                     |      |      | 25.6                       | 24                         | 24                  | 22.4               | 18.2                        | 30.7                             |
| BW <sub>-3dB</sub> (GHz) | 28<br>(107 to 135)                       |      |      | 22                         | 21<br>(130 to 151)         | 34<br>(125 to 159)  | 25<br>(125 to 150) | 35<br>(110 to 145)          | 40<br>(142 to 182)               |
| Freq. (GHz)              | 110                                      | 120  | 130  | 135                        | 140                        | 135                 | 135                | 130                         | 161                              |
| P <sub>SAT</sub> (dBm)   | 22.7                                     | 22.6 | 22.4 | 15                         | 17.5                       | 17.6                | 19.3               | 21.9                        | 18.1                             |
| PAE <sub>MAX</sub> (%)   | 18.7                                     | 17.2 | 16.1 | 12.8                       | 13.4                       | 17.5                | 13                 | 12.5                        | 12.4                             |
| PAE at 6-dB PBO (%)      | 12.1                                     | 11.7 | 9.8  | <5*                        | <5*                        | 8.5                 | 6.7                | <5*                         | <5*                              |
| Area (mm <sup>2</sup> )  | 1.11 (0.58**)                            |      |      | 0.041**                    | 0.43**                     | 0.18**              | 0.26**             | 1.71                        | 0.42                             |

# Conclusion

## ● Output power comparison with the state-of-art silicon-based PAs



- ✓ Silicon-based Doherty PA above 100GHz
- ✓ 22.7dBm  $P_{SAT}$
- ✓ 18.7% Peak PAE
- ✓ 12.1% PBO PAE

[H. Wang et al., Power Amplifiers Performance Survey 2000-Present]



# Conclusion

## ● Comparison with prior mm-wave Doherty PAs and D-band Tx

| Reference               | This Work                             |                       | Wang<br>JSSC'21                    | Liu<br>IMS'21                | Kaymaksut<br>T-MTT'15           | Hamani<br>SSCL'20                    |                              |
|-------------------------|---------------------------------------|-----------------------|------------------------------------|------------------------------|---------------------------------|--------------------------------------|------------------------------|
| Technology              | 130nm SiGe                            |                       | 130nm SiGe                         | 130 nm SiGe                  | 40 nm CMOS                      | 45 nm CMOS SOI                       |                              |
| Architecture            | 8-way Slotline-based<br>Comb. Doherty |                       | Multi-Primary<br>DAT-based Doherty | Quadrature-Hybrid<br>Doherty | 8-way TF-based<br>Comb. Doherty | Tx Front-End<br>(IF AMP+LO+Mixer+PA) |                              |
| Modulation Scheme       | 64-QAM                                | 16-QAM                | 64-QAM                             | 64-QAM                       | 64-QAM                          | 16-QAM<br>8 Channels                 | 64-QAM<br>8 Channels         |
| Freq. (GHz)             | 131                                   | 131.5                 | 28                                 | 54                           | 72                              | CH5: 150.7                           | CH5: 150.7                   |
| Data Rate (Gb/s)        | 4.8                                   | 8                     | 1.2                                | 6                            | 0.6                             | 7.04                                 | 10.56                        |
| PAPR (dB)               | 9                                     | 8                     | 6.5                                | 7.35                         | N.A.                            | N.A.                                 | N.A.                         |
| $P_{AVG}$ (dBm)         | 13.8                                  | 13.7                  | 20.9                               | 14.6                         | 15.9                            | 0.1                                  | 0.1                          |
| $PAE_{AVG}$ (%)         | 8 (CE)<br>7.9 (PAE)                   | 7.9 (CE)<br>7.8 (PAE) | 18.4                               | 21 (CE)<br>16 (PAE)          | 7.2                             | 0.24<br>( $P_{OUT}/P_{DC}$ )         | 0.24<br>( $P_{OUT}/P_{DC}$ ) |
| EVM (%)                 | 10.9                                  | 11.6                  | 5.6                                | 4.7                          | 5.5                             | 6.8                                  | 8                            |
| Area (mm <sup>2</sup> ) | 1.11 (0.58**)                         |                       | 4.19                               | 1.62                         | 0.19**                          | 2.98                                 |                              |



# Conclusion

- **Power combining Doherty PA architecture**

- ✓ Achieves hybrid power combining and broadband active load modulation.

- **8-way low-loss slotline-based power combiner**

- ✓ A practical alternative to the conventional transformer with a compact layout.

- **The D-band PA**

- ✓ Achieves 22.7/22.6/22.4dBm  $P_{SAT}$  with 18.7/17.2/16.1% peak PAE and 12.1/11.7/9.8% back-off PAE at 110/120/130GHz.

- ✓ Supports 16-QAM and 64-QAM signals and achieves 13.81/13.74dBm  $P_{AVG}$  and 8.01/7.88%  $CE_{AVG}$ .

# Acknowledgement

- This work was supported by the National Key Research and Development Program of China under Grant 2019YFB2204701 and the Beijing National Research Center for Information Science and Technology (BNRist).
- The authors would like to thank team members from Intelligent Microwave Circuit and System (IMCS) Lab for their technical discussion and support.
- The authors would like to thank Gaxtrem Technology (Beijing) Co., Ltd. and Beijing Innovation Center for Future Chip (ICFC) for the measurements support.
- The authors would like to thank Chengkai Wu for the test module support.

# Thanks !